SERDES Chips
Overview
The customer required Design, IP Verification, Fullchip verification, Synthesis & DFT on several high speed SERDES chips in turnkey mode.
Download Case Study
Challenges
Agile project management with very short cycle time (spec to TO in ~6 months), milestone based project assessment
Using 65nm technology process
Project Execution and Management from Test Planning through Closure
SOC Bring Up
